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Abstract
Continuous circuit and wire miniaturization in-
creasingly exert more pressure on the computer de-
signers to address the issue of reliable operation in
the presence of hard-faults. Virtually all previous
work on hard-fault reliability addresses problems
that arise when a fault occurs in architectural re-
sources, such as the register file or caches. How-
ever, hard-faults can happen in non-architectural
resources, such as prediction arrays and replace-
ment bits. Although these non-architectural hard-
faults do not affect correctness they may degrade a
processor performance significantly and, therefore,
render them as important to deal with as architec-
tural hard-faults.
In the past, because faults were more rare, it was
acceptable for low-end systems to offer little or no
protection against faults. As a result, mainly pro-
cessors used in high availability systems employed
advanced fault-tolerance techniques, such as using
redundant and spare units [1]. With technology
projections pointing to a dramatic fault increase in
processors [2] a more general use of fault-tolerance
techniques is emerging.
In this research we determine, using previously
proposed analytical models, under what temper-
ature conditions hard-faults in non-architectural
structures are likely to occur in the same order
of magnitude as hard-faults in architectural units.
Furthermore, we quantify the performance impli-
cations of hard-faults in two prediction arrays: a
line predictor and a return-address-stack. In par-
ticular, a simulation based analysis of a high-end
processor that experiences a single stuck-at fault in
one of its most frequently used cells in the return-
address-stack and the line predictor, revealed a
degradation up to 9% and 3%, respectively. When
a single stuck-at hard-fault occurs in one of the
output bits the slowdown can be as high as 34% in
the return-address-stack and 19% in the line pre-
dictor.
The above findings underline the importance to
protect prediction arrays against non-architectural
hard-faults. Our future work will explore the use of
low-overhead detection and correction techniques
for non-architectural hard-faults that are found to
be more performance critical, to ensure future pro-
cessors can operate with minimal degradation at
the presence of non-architectural hard-faults. We
will leverage existing techniques that have been
proposed for error detection/correction of architec-
tural structures, but, non-architectural resources
may provide a distinct opportunity for simpler de-
tection and correction techniques since they do not
require a full repair.
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